In this paper we present an approach for combining on-line concurrent checking (CC) with off-line built-in self-test (BIST). We will show that a reduction of an aliasing probability can be obtained for manufacturing testing by monitoring the output of a concurrent checker and a reduction of a probability of not detecting an error in the computing mode can be obtained by a short periodic BIST. We will present a technique for optimal selection of error-detecting codes for combined on-line CC and off-line space-time compression of test responses for BIST and estimate probabilities of not detecting an error for the approach based on integrating CC and BIST. We also present a technique for on-line error-detection in space-time compressors of test responses for BIST.
I. INTRODUCTION
Off-line testing techniques such as Built-In Self-Test (BIST) and boundary scan have been the focus of VLSI test engineers concerned with product quality. BIST techniques have been widely used for manufacturing testing and repair. The block diagram for a BIST design is given by Fig. 1 .
For the block diagram of Fig. space compression (SC) may be useful for overhead reduction only for the case of a large number of outputs of the device-under-test. It was shown in [1, 2] that optimal space compressors (SCs) are linear networks computing syndromes of linear error detecting codes. If a (n, s, d) code Vsc is used for space compression, then the corresponding SC can be 313 constructed from XOR gates only, the SC has m n s outputs (m << n, see Fig. 1 ), and any error which distorts signals at most doutput lines for the device-under-test (D) at any given moment cannot be masked in the SC. Moreover, any error which is detected by Vsc cannot be masked in the corresponding SC.
The most popular technique for time compression (TC) of test responses is based on usage of multiple input linear feedback shift registers (MISRs). The structure of MISR feedback taps is defined by the corresponding binary generating polynomial P(x). [3] For a m-bit MISR the degree of P(x) is equal to m, and to decrease a probability of masking an error in the TC (time aliasing) in many cases P(x) should be primitive. [ Any m-bit MISR can be described as a network computing syndromes for the corresponding linear nonbinary (T,T-1,2) Reed-Solomon code, [11] V-c, over GF(2m) where the length, T, of the code is equal to the number of test patterns applied. [4] If 1 > 1 MISRs are used for self-testing or selfdiagnosis (multisignature analysis [5'6] ), then the corresponding TC is the network computing syndromes for the (T, Tl, + 1) Reed-Solomon code, Vrc, over GF(2m).
Analysis of space and time aliasing probabilities in terms of weight distributions of the corresponding codes Vsc and V.c for different error models is presented in [4] . Generalization of these results for a board or system level testing was given in [6] .
Since system availability is becoming a key feature of computer systems, on-line error detecting techniques based on concurrent checking (CC) are extremely important for design of fault-tolerant systems. The block diagram for on-line error detection is presented at Fig. 2 .
For the block diagram of Fig. 2 , the parity prediction network, R(D), is built in such a way that for any input if there are no errors in the original device, D, and R(D), then an extended output (Yl,..., Yk, Yk+ 1,..., Yn) is a codeword of the binary (n, k, d) systematic code Vcc. All errors resulting in distortions of at most d-1 bits in (Yl, Yk, Y + ,..., Yn) will be detected on-line by the CC. Used as Vcc are, for example, parity prediction (k + 1, k) codes, duplication (2k, k) codes, (k + '[log2(k -1)], k) nonlinear Berger codes and (n,n-[logz(n + 1)) Hamming codes for computer memories. [7] Concurrent checkers (CCs) are networks computing syndromes for the corresponding codes Vcc and verifying that these syndromes are not equal to zero. Techniques for design of self-checking CCs can be found, e.g., in [7] [8] [9] [10] . Example double errors in n 123 outputs of the expanded ROM. In addition to this, all errors distorting three or more output bits will not be detected with probability 2 -7 (assuming all these errors being equiprobable).
For space compression of responses from the expanded ROM a (123, 95, 9) BCH code [11] can be used. In this case the SC will have m 28 outputs, all errors resulting in a distortion of at most 8 out of 123 output bits for the expanded ROM will not be masked in the SC and the probability of masking (space aliasing) for errors distorting more than 8 bits is 2-28.
For time compression of output sequences from the SC in this case one can use a Reed-Solomon code with distance 2 over GF(228). [1 ] Then the corresponding TC can be implemented by the MISR with primitive generating polynomial P(x)= x 28 @ x 3 @ and the probability of time aliasing is 2 -28 The total overhead in terms of equivalent two-input gates for on-line and off-line error detection based on the above codes is about 15%. r-1
Thus, a strong relationship exits between concurrent checking and BIST since both are based on computing syndromes of corresponding error detecting codes Fcc, and l/'sc, l/'rc. This provides a natural framework to integrate both approaches.
We note that current design approaches have major drawbacks sirce mechanisms for on-line and off-line error detection are chosen separately, without consideration of any potential interactions. These approaches are not tailored to the most efficient combined utilization of the available silicon area. Also, in treating on-line and off-line techniques separately, performance gains are lost. For example, in the design of an off-line fault detection/diagnosis hardware, the fact that the circuit may also include support logic for on-line error-detection is not considered.
Although there is a significant overlap between on-line and off-line error detection techniques, only a few papers have been published exploring the potential for combining these approaches. The idea of merging on-line and off-line BIST was suggested in [22, 23] , where partitioning of the logic, placement and design of test circuitry was discussed. In [12, 13] , a concurrent BIST (CBIST) approach has been proposed. The ON-LINE CONCURRENT CHECKING 317 resources are modified for this approach such that during system operation, they can observe normal inputs and outputs. When a normal input matches a test pattern, the circuit output is compressed into a developing signature. Another approach (UBIST) was proposed in [14] . For this approach, test vector generators are used for off-line testing of concurrent checkers, ensuring that all test patterns are applied. It may, though, be difficult to implement UBIST for devices with many input lines. A combination of UBIST with boundary scan was suggested in [24] . Applications of linear cellular automata for concurrent checking, signature analysis and boundary scan have been studied in [25] .
Modifications of conventional BIST designs to improve fault coverages for stuck-at faults by monitoring output of a parity predictor during manufacturing testing were proposed in [24] .
Applications of this approach for ISCAS benchmarks and ROMs are also presented in [26] .
Implementations of built-in testable error detection and error correction circuits have been presented in [15] . The problem of parity calculation for parity checking with BIST and pseudorandom testing was considered in [16] .
In this paper we will investigate the general framework presented in Fig In Section iI we will discuss how much improvement one can achieve by monitoring an output of a concurrent checker during off-line manufacturing testing. We will also show that on-line concurrent checking only may not be sufficient for detection of stuck-at faults and a short periodic off-line BIST can drastically increase a probability of detection for these faults. Section III will be devoted to optimal selection of codes Vcc, Vsc, VTC, for concurrent checking, space compression and time compression. In Section IV we present analysis of probabilities of error detection for the combined BIST and concurrent checking scheme. Design issues related to on-line concurrent checking of space and time compressors of test responses will be discussed in Section V. There are two important components of any error modelmtemporal and spatial. The first, temporal, models the correlation between the errors caused by different input vectors. For combinational circuits and combinational faults, errors can be assumed to be independent in time. [17] [18] [19] [20] [21] In this ease if input vectors are random, then there is no time correlation between errors due to any two input vectors. Let e(t) y(t) (t), where y(t) and (t) are faultfree and distorted outputs at the moment t. Then the space distribution of errors at the output of the device is given by probabilities po,p,...,p-(pg= Pr{e(t) for any t}, p0 +p +"" +P2-l --1). Methods of statistical determination of parameters for the above models and their applicability can be found in [17] .. These models have been widely used in estimations of off-line aliasing (see e.g. [4, 17, 18, 19, 21] ).
II. MANUFACTURING AND FIELD
In the case when space compression (SC) is used before time compression for reduction of an overhead required for BIST ( Fig. 3 ) to estimate a probability of aliasing in a time compressor, distributions p0,p,...,p2-of errors in the device should be replaced by distributions q0,q,..., q:m_ of distortions Az(t) at the output of the SC, where qi Pr{Az(t)= i}. If the space compression is based on the (n,nm) code, Vsc, with check matrix Hsc, then ones in e(t) is even (t 0, 1, 2,..., 6) and z(t) Hscy(t); z(t) @ Az(t) Hsc(y(t) q e(t)); and Az(t) Hsce(t).
(1)
Thus, qi pj.
(2) j: i= Hscj For example, for 2n-ary symmetrical errors at the output of the device, [17] we have symmetrical 2m-ary errors Az(t) at the output of the SC with l-p+ (2 n-m-1)p(2 n-1) -1 qi 2n-mp(2n-1)_1 for 0; for 0;
where p Pr{e(t) -0 for any t}. (e(0),..., e(6)) is not detected by both concurrent checking and signature analysis iff a number of o 6 (Hsce(O)) q a (Hsce(1)) 3 @ a(Hsce(5)) q Hsce (6) 
where a is primitive in GF(23) and P(ce)--ce3 a q3 1 0 (ai _ aj, C-J, i, j 0, 1,..., 6). For p Pr{e(t) 0 for any t} =0.1 we have for a probability, PON, of not detecting e C0 by concurrent checking PON 0.211. Similarly for a probability, POFF, of not detecting e (e(0),..., e(6)) 0 by the off-line signature analysis using results from [4] Off-line and on-line error detection techniques can be designed to complement each other. A periodic BIST can be aimed at precisely those stuck-at faults that escape detection by CC.
To justify this approach, we note first that CCs, in most cases, provide for a poor fault-coverage with respect to stuck-at faults at primary input lines; these faults, though, form an important class of permanent faults, since in many cases interconnections between components are less reliable than components themselves. For example, parity prediction CCs for adders or multipliers, [7] based on comparing parities of input operands, internal carriers and outputs, cannot detect many input stuck-at faults.
In addition to this, since an overhead for CCs grows rapidly with an increase in the error detecting capability of the corresponding (n,k) code, Vcc, only codes with a very limited error Finally, there is a problem of detection of stuckat faults in the CC itself. This problem can be solved by using self-checking checkers. However, self-checking checkers require considerable additional overheads. Example3 Consider a class of networks nm (m= 1,2,...) with 2 m inputs and rn+ outputs defined recursively by The parity predictor, R(H4), and the CC for Ha based on the (6, 5, 2) parity code are presented in Fig. 5 . From Fig. 5 one can see that out of 86 single stuck-at faults (SSFs) in Ha, 30 cannot be detected by the CC.
When m is growing, the fault coverage for SSFs detectable by the parity prediction in Hm is converging to 50%. (One can improve this fault coverage by using CCs based on codes with distances more than 2, but already for (n, rn + 1, 3)
Hamming codes with r n-(m / 1) _> [log2(n / 1)], the corresponding parity predictors require about 2 m-1 [lOgE(n / 1)] two-input gates.) We note, however, that a fault coverage close to 2 -(m + 1) can be obtained for SSFs in this case by off-line testing using a (m / 1)-bit MISR.
The previous example demonstrates that for linear devices and CCs based on linear codes, fault coverages for SSFs may be very low. We will show now that this may be true also for nonlinear devices and CCs based on more powerful and not necessarily linear codes (e.g. Berger codes). 25 SSFs cannot be detected by the CC, based on the parity prediction (9, 8) code, or by a nonlinear (12, 8) Berger code. As m grows, the fraction of these undetectable SSFs in Qm is converges to 1/3. U] Example 5 Let us consider a (N k) ROM with concurrent parity checking. In this case, stuck-at faults in the address decoder that result in a selection of a wrong cell, as well as multiple faults within a cell, will not be detected. These stuck-at faults can be detected with a probability 1-2 -( + 1) by off-line testing, using a (k + 1)-bit MISR at the output of the ROM. V1 The previous examples indicate that CC only may result in a low fault coverage for SSFs and a short periodic BIST detects in most cases a very large percentages of SSFs. Techniques for optimal selection of error-detecting codes for CC and BIST which complement each other are presented in the next section.
III. OPTIMAL SELECTION OF ERROR-DETECTING CODES FOR CONCURRENT CHECKING (CC) AND SPACE-TIME COMPRESSION (SIC) OF TEST RESPONSES
The space compressor (SC) is a combinational network with n inputs y(t)=(yl(t),...,yn(t)) and m outputs z(t) (Zl(t),..., Zm(t)) such that m << n and for a given class E of errors, the SC has the following error propagating property. Let .(t)= y(t) qe(t), e(t) E and outputs of the SC for y(t) and .(t) are z(t) and (t). Then the SC is error propagating iff for any e(t) E, z(t) (t [7] ).
It was shown in [1, 2] that STEP SCs can be designed as networks computing syndromes for linear codes. If a (n, s, d) code, Vso was chosen for space compression, then m n s and E is a set of all errors with a multiplicity, at most, d-1.
In the case when CC and space compression are integrated (Fig. 3 ), there is a problem of optimal selection of the corresponding (n, k) codes, Vco for concurrent checking and (n, s) codes Vsc for space compression. For example, if Vcc Vso then any error missed by the CC will also be missed by the SC. This is a bad choice for (Vco Vsc).
Below, we will describe our approach for solution of this problem minimizing a fraction, of errors which are undetectable by the CC and masked in the space compression process; i.e., If Vcc is a out of n nonlinear nonsystematic code [7] (all codewords of Vcc have weight t, < n), then any code Vsc with a distance d such that I] >t is optimal; if Il < t, then d should be odd. Example 6 Let n= 7 (a= 3). We will construct two (7, 4, 3) Hamming codes l/'sc and Vcc such that Vccfq Vscl= 2 and r/= 2 -m--2-3. (Representation of GF(23) based on the primitive polynomial x 3 @ x @ is given in Table I ).
Selecting al a and a2 a 3 we have from (5) O7, O 5 O9, a is a primitive in GF(27), a127=a= 1.) find from (9) in a unique way e(0)E Vcc. Thus, the fraction of errors which are not detected by off-line BIST and CC in this case is equal to (2k(T-1)_l)(2kT_l)-I 2-k.
If a primitive MISR is used as a TC, then Hrc=(ar-l, ar-E,...,a, 1) (a is a primitive in GF(2n); a aJ; i, j 0, 1,..., 2n--2), and from (9) In this case, the SC has r=4 7 28 outputs and the fraction of errors not detectable by the CC and masked in the SC is r/= 2-28.
Let us consider now the problem of optimal selection of time compressors (TCs) for a redundant device with a given CC code Vcc. We assume that Vcc is a binary linear (n, k) code (n < 2k), the TC is a m-bit MISR and there is no space compression (m=n). Then the TC is a network computing syndrome for the (T, T 
where hi GF(2n).
Then e(t) (eo(t), e,_l(t)) (ei(t) {0, 1}, t= 0, 1,..., T-1) is not detected iff e(t) Vcc for any and e (e(0),..., e(T-1))E VT-c or from (8) hoe ( 
where B e(O)a -@... @ e(T-3)a2.
For the (n, k) code, Vcc, we can always assume that its check matrix Hcc is represented in the following form
where Ir is the (r r) identity matrix (r n k) and P is the (r k) matrix with nonzero rows and k > r. Ill] Denote B (B0, B_ 1), Y (e(T ), e(T-2)) (eo(T-1),..., e,,_l(T-1), eo(T-2),..., e_l(T-2)) (Bi, ei(T-1),el(T-2) {0, 1}).
If the TC is a primitive MISR with external XORs and generating polynomial P(x)= x n Pn-1 x n-l "" plx 1, [3] then (tl)can be represented over GF(2) as a system of n + 2r linear equations with 2n unknowns e0(T-1),..., en_l(T-1), eo(T-2),...,e_(T-2)E {0, 1} in the following matrix form 2r MY--(0 ,0 ,Bo, ,Bn_i) tr, (13) (14) Since for any primitive P(x)=xnpn_lX n-1 ""plx we have Pn-2"'@Pl @ 0, and there are no all zero rows in P, it is easy to show that rank of M over GF(2) is n + 2r and there are 22n-(n / 2r) 2k-r solutions Y for (13) for any B.
Thus, in this case the fraction of errors which are not detectable by off-line BIST and CC is equal to (2kr-E)2k-r--1)(2kr--1) -".'2-k-r, and the transition from a nonprimitive MISR to a primitive one results in a reduction of probability of masking by the factor of 2-r= 2 -n-k). ho(Hsce(O)) q) hi (Hsce(1)) 3 hr-l(Hsce(T-1)) 0, (15) and e(t) E Vcc for any 0, 1,..., T- 1. If for an (n, k) code Vcc and an (n, n-m) code Vsc we have k > m (see e.g. Example 1) and r/= 2 -m (see (4) ), then {zlz Hsc y, y Vcc} GF(2m) and for any (not necessarily primitive) MISR the fraction of errors which satisfy (15) is equal to 2-m.
Thus, for the case of a BIST without space compression the fraction of errors which are not detected by CC and BIST is equal to 2 -n for primitive MISRs and can go up to 2 -k for nonprimitive ones. For the case of a BIST with space compression this fraction is equal to 2 -m (k < m) for any (not necessarily primitive) MISR. We will estimate now probabilities of not detecting e= (e(0),...,e(T-1)) 0 by CC only, by the signature analysis based on space-time compression of test responses and by CC combined with the signature analysis. We assume that the output of the concurrent checker is monitored for every t=0,1,...,T-1. As in [4, 18, 19] and [22] we assume that errors are independent in time and we will use the 2-ary symmetrical error model for the space distribution of errors: rank M 5. In this case (13) 
IV. ANALYSIS OF PROBABILITIES OF ERROR DETECTION FOR COMBINED BIST AND CONCURRENT CHECKING
Then we have for the joint probability, Pov, that e is not detected by CC and e 0 PON (Pr{e(t) Vcc}) r-Pr{e O) (1-p +p(2 -1)(2 n-1)-l) r-(1 _p)r. (17) ON-LINE CONCURRENT CHECKING 325 For small p we have from (17) PON exp(-pT(1 2-r)) exp(-pT), (18) where r n-k.
For the probability, Psc, that Hsce(t)=O we have from (16) Psc p + p(2 n-m 11(2 n 11-1 -p(1 2-m).
Then we have for the joint probability, Poee, 
where vii is the number of nonzero components in v--(v(0),..., v(T1)), v(i) GF(2m).
Then we have from (20) and (21) POFF (1 PSC) PSC prc(l) (1 p) 1=0 (22) It was shown in [4] that for any m-bit MISR PTC(I) 2-m(1 + (--1)/(2 m-1)-t+l). (23) We note that for the case when there is no space compression we have m n and from (24) we have the following well known result (see e.g. [4] ) for the aliasing probability, PaL, of a n-bit MISR PAL POFF--2-n(1 2n(1 _p)r + (2 n 1) (1-p(1-(2"-1)-))r). (25) For small p we have from (24) POFF 2 -m + (1 + 2-m)exp(-pT(1 (2 n 1)-l)) exp(-pT). (26) Let us estimate now the joint probability, PON,OFF, that e is not detected by CC, not detected by the signature analysis and e # 0.
As in the previous section we assume that k > m and Vsc q Vccl 2---2-m. (1 --p(1 --(2 n 1)-1)) r-(1 _p)r. (24) and Then in a view of (27) we have a 1-p /p(2 k-m-11(2 n-11-1 b =p(2 k 2k-m)(2 n 1) -1, where Prc(l) is defined by (21) and (23) . (1 2-m) x (a-b(2 m-1)-l) T-(1 _p)r 2-m(1 -p(1 -(2 k-1)(2 n 1)-l)) T + (1 2-m)(1 -p(1 (2 n 1)-l)T) (1 p)r. (32) We note that (32) generalizes both (17) and (25) and we have from (32) PON,OFF= PON for m 0, and PON,OFF POFF for k m.
(33) For small p one can use the following approximation for PON,OFF PON,OF_ exp(-pT(1 2-r)) + (1 2-m) x exp(-pT(1 (2 n 1)-1)) exp(-pT).
(34)
Probabilities of not detecting an error as functions of test length T for concurrent checking, signature analysis and combined concurrent checking and signature analysis are presented in Fig. 7 for n m 32, r and p 10-4. 10-4. and H tc is the transposed check matrix of a linear (n,n-m) code Vsc selected for the space compression. [1'2] A TC (MISR with internal XORs, MISR with external XORs, cellular automaton) with input z(t) and internal state D(t) can be described by the following characteristic equation
where D(t), z(t) are m-bit binary vectors corresponding to internal states and inputs of TC and A is a (m m) non-singular over GF(2) binary transition matrix.
Suppose a linear (M,m) code, Vsrc, has been chosen for concurrent checking of the SC and TC (Fig. 3) . The For the parity prediction part R(TC) of the TC, we have from (15) and (16) Let us consider the case of time compression by a m-bit MISR with external XORs. In this case, [3] 
and for CC by parity prediction (m + 1, m, 2) code m we have Q (ll ...1) tr, A' =AQ=( 71,12,..., Y/m-l, 1) (i is negation of qi) and R(O(t + 1)) Om+l(t + 1)) Dl(t)ql @ D2(t)q2 ) q) Dm-l(t)qm-1 Zm+l(t -t-1).
The general block diagram of a space-time compressor with the parity prediction is represented in Fig. 9 R(D(t + 1)) D(t)AQ @ z(t + 1)Q D(t)A' q3 z(t + 1)Q D(t)A' q3 y(t + 1)H', (39) where A' is a (m(M-m)) binary matrix, A'=AQ.
For the case Mm 1, Vsrc is the (m'+ 1, m, 2) parity code, Q is the column of all ones, H' is the column which is equal to the sum mod 2 of all columns of H tr and A' is the column which is SC, equal to the sum of all columns of A.
is selected for space compression and the 3-bit MISR with external XORs and primitive polynomial x 3 q3 x @ is selected for time compression.
In this case H' (1101O01)t and the corresponding space-time compressor with parity checking, based on the (4, 3, 2), code Vsrc is given in Fig. 10 (m 28) and time compression by the MISR with primitive generating polynomial X 28 ) X 3 1. Then the CC for the SC and the TC can be implemented by the (29, 28, 2) parity code. Additional overhead required for this CC (in terms of equivalent twoinput gates) is less than 5%.
VI. CONCLUSIONS
In this paper we proposed an approach for combining an on-line concurrent checking and off-line BIST based on space-time compression of test responses to maximize probabilities of error detection for both manufacturing and field testing.
An approach for optimal selection of error-detecting codes for concurrent checking and space-time compression of test data have been developed, and probabilities of error detection for combined online and off-line techniques have been estimated.
An approach for concurrent checking of space and time compressors for test responses was proposed. The presented techniques can be used for design of fault-tolerant devices with BIST.
